- Home
- Computer
- Hardware
- A Floating-Point VLSI Chip for the TRON Architecture: An Architecture for Reliable Numerical Programming
Computer · Hardware
A Floating-Point VLSI Chip for the TRON Architecture: An Architecture for Reliable Numerical Programming
Listed in the directory · updated 21 Jul 2022
About A Floating-Point VLSI Chip for the TRON Architecture: An Architecture for Reliable Numerical Programming
A Floating-Point VLSI Chip for the TRON Architecture: An Architecture for Reliable Numerical Programming- Abstract of paper on Gmicro/FPU (floating-point unit), defines 23 coprocessor instructions; with references, purchase option. [IEEE Micro]