Exploiting Bit–slice Inactivities for Reducing Energy Requirements of Superscalar Processors



All Links

Share this:

Details of Exploiting Bit–slice Inactivities for Reducing Energy Requirements of Superscalar Processors

About Exploiting Bit–slice Inactivities for Reducing Energy Requirements of Superscalar Processors
Exploiting Bit–slice Inactivities for Reducing Energy Requirements of Superscalar Processors- Simulating SPEC 95 execution benchmarks on detailed register–level, cycle-by-cycle superscalar CPU shows how to use lack of data stream entropy to cut power use.
ARM